

## CLAIMS

We claim:

- 1 1. An apparatus comprising:  
2 a data aligner to receive data from a data transmission link and to align the data  
3 into predefined segments for interim storage; and  
4 a buffer to receive aligned data from the data aligner for interim storage and to  
5 reassemble data output onto a wider data path, the buffer to allow storage of aligned data  
6 in wider format to maintain sufficient bandwidth to account for frequency scaling of  
7 received data rate to frequency of the data path and fragmentation of data for alignment  
8 onto the data path, but in which the buffer to use multiple memory storage devices having  
9 a single read port and a single write port to write data of predefined segments from the  
10 data aligner.
- 1 2. The apparatus of claim 1, wherein the buffer is arranged in arrays formed from  
2 the multiple memory storage devices.
- 1 3. The apparatus of claim 2 further including a command control logic to separate  
2 commands from data at an input to the data aligner and to process commands to align the  
3 data.
- 1 4. The apparatus of claim 3 further comprises a data re-aligner at the buffer output,  
2 wherein the buffer includes a number of arrays in which data entry may start in any one  
3 of the arrays and an orientation bit or bits is to be used to identify the starting array for re-  
4 alignment in the data re-aligner.
- 1 5. The apparatus of claim 4 further including a meta-data unit to receive meta-data  
2 from the command control logic and to use the meta-data to realign the data in the data  
3 re-aligner.
- 1 6. The apparatus of claim 5 further comprising a data fragment collector to collect  
2 fragments of data that do not fit into the predefined segment in one clock period and to  
3 use the fragment in a next clock period to fit into a next segment.
- 1 7. The apparatus of claim 4 wherein the received data is based on SPI-4 protocol.
- 1 8. The apparatus of claim 4 wherein the received data is based on HyperTranspot  
2 protocol.
- 1 9. An integrated circuit comprising:

2 an interface unit to receive incoming data from a higher frequency data  
3 transmission link for use by the integrated circuit;

4 a command control unit to receive incoming data from the interface unit and to  
5 separate commands from data to process commands to align the data;

6 a data aligner to receive incoming data from the interface unit and to align the  
7 incoming data into a predefined segment for interim storage; and

8 a reassembly buffer to receive aligned data from the data aligner for interim  
9 storage and to reassemble data output onto an internal data path, the reassembly buffer to  
10 allow storage of aligned data in wider format to maintain sufficient bandwidth to account  
11 for frequency scaling of received data rate to frequency of the internal data path and  
12 fragmentation of data for alignment onto the internal data path, but in which the  
13 reassembly buffer to use multiple memory storage devices having a single read port and a  
14 single write port to write data of predefined segments from the data aligner.

1 10. The integrated circuit of claim 9, wherein the reassembly buffer is arranged in  
2 arrays formed from the multiple memory storage devices.

1 11. The integrated circuit of claim 9, wherein the reassembly buffer is structured  
2 having multiple matrices arranged into arrays, in which a width of the individual matrix  
3 is determined by the internal data path.

1 12. The integrated circuit of claim 10 further comprises a data re-aligner at the  
2 reassembly buffer output, wherein an orientation bit or bits is generated at the data  
3 aligner and sent to the data re-aligner to be used to identify the starting array for re-  
4 alignment in the data re-aligner.

1 13. The integrated circuit of claim 12 further including a meta-data unit to receive  
2 meta-data from the command control logic and to use the meta-data to realign the data in  
3 the data re-aligner.

1 14. The integrated circuit of claim 13 further comprising a data fragment collector to  
2 collect fragments of data that do not fit into the predefined segment in one clock period  
3 and to use the fragment in a next clock period to fit into a next segment.

1 15. The integrated circuit of claim 14 wherein one input decode and routing unit  
2 decodes and routes incoming data based on SPI-4 protocol.

- 1 16. The integrated circuit of claim 14 wherein one input decode and routing unit  
2 decodes and routes incoming data based on HyperTransport protocol.
- 1 17. A method comprising:  
2 aligning data received from a data transmission link into predefined segments for  
3 interim storage; and  
4 buffering aligned data in a buffer for interim storage and to reassemble data  
5 output data onto an internal data path of an integrated circuit, the buffering to allow  
6 storage of aligned data in wider format to maintain sufficient bandwidth to account for  
7 frequency scaling of received data rate to frequency of the internal data path and  
8 fragmentation of data for alignment onto the internal data path, but the buffering is  
9 achieved through buffer arrays in which individual array elements uses single read port  
10 and a single write port to write data of predefined segments from the aligner.
- 1 18. The method of claim 17, wherein the buffering is achieved by use of multiple  
2 memory storage devices.
- 1 19. The method of claim 18 wherein the buffering allows a data entry to start in any  
2 one of the arrays and an orientation bit or bits is used to identify the starting array for  
3 aligning and subsequent re-aligning at the output of the buffer.
- 1 20. The method of claim 19 wherein the data is based on SPI-4 protocol.
- 1 21. The method of claim 19 wherein the data is based on HyperTransport protocol.